


# Isolated 10BASE-T1S Industrial Ethernet HAT++ for Raspberry Pi

Brechel Electronic

Industrial Interface Solutions

Designed by Philipp Brechel (Germany)

[www.be-iis.eu](http://www.be-iis.eu) | [www.github.com/be-iis](https://www.github.com/be-iis)



Document ID: BE-IIS-HPP-T1S\_RevB\_Datasheet

Revision: Rev. B

Date: May 20, 2026

Document Status: Draft

Product Status: Development

**10BASE-T1S (IEEE 802.3cg) enables 10 Mbit/s Ethernet communication over a single twisted pair in multidrop topologies, supporting at least 8 nodes over distances of up to at least 25 m.**

**This HAT enables multidrop communication based on 10BASE-T1S Ethernet using the Microchip LAN8651 Ethernet MAC-PHY and, as part of the BE-IIS HAT++ ecosystem, is stackable with other HATs from the portfolio for seamless system expansion and simplified system integration.**

## Key Features

- 10BASE-T1S compliant with IEEE 802.3cg
- LAN8651 10BASE-T1S MAC-PHY
- Galvanically isolated MDI
- Raspberry Pi HAT+ compliant (2024)
- Stackable HAT (BE-IIS-HAT++)
- Configurable CS and IRQ routing
- Optional PoSPE support
- Two connector options available
- RoHS compliant
- Quality component suppliers

## Product Description

The 10BASE-T1S Industrial Ethernet HAT is a Raspberry Pi HAT+ compliant Single Pair Ethernet interface board in accordance with IEEE 802.3cg. It integrates a LAN8651 10BASE-T1S MAC-PHY and provides galvanic isolation between the logic side and the field-side interface.

## Applications

- Technology evaluation
- Industrial network evaluation
- Prototyping
- Education and laboratory use
- Switch and node evaluation

## Contents

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Design Resources</b>	<b>5</b>
<b>3</b>	<b>Hardware Configuration</b>	<b>6</b>
3.1	Main Features . . . . .	6
3.2	Block Diagram . . . . .	7
3.3	Hardware Components . . . . .	7
3.3.1	LAN8651 10BaseT1L MACPHY . . . . .	8
3.3.2	HAT++ Control Logic . . . . .	8
3.4	Isolation . . . . .	9
3.5	Connectors . . . . .	10
3.6	Jumper and Configuration . . . . .	12
3.7	Indicators (LEDs) . . . . .	12
3.8	Signal Polarity and Wiring Orientation . . . . .	12
3.9	Power over Dataline / Power over SPE . . . . .	12
<b>4</b>	<b>HAT++</b>	<b>14</b>
4.1	HAT++ Compatibility Concept . . . . .	14
4.2	Instance ID . . . . .	14
4.3	Standalone and Stacked Operation . . . . .	15
<b>5</b>	<b>Software and System Configuration</b>	<b>17</b>
5.1	System Support . . . . .	17
5.2	Driver & Integration . . . . .	17
5.3	Hardware–Software Interaction . . . . .	18
5.4	System Inspection . . . . .	18
5.5	Interface Naming . . . . .	19
<b>6</b>	<b>Electrical Specifications</b>	<b>20</b>
6.1	Supply Voltage . . . . .	20
6.2	Power Consumption . . . . .	20
6.3	EMC and Environmental Compliance (Preliminary) . . . . .	20
6.4	Conditions . . . . .	20
6.5	Usage . . . . .	20
6.6	EMC and Environmental Compliance (Preliminary) . . . . .	20
<b>7</b>	<b>Delivery</b>	<b>21</b>

---

<b>8 Mechanical</b>	<b>21</b>
8.1 Board Format . . . . .	21
8.2 3D Data . . . . .	21
8.3 Assemble 2x20-Pin Main Connector . . . . .	21
8.4 Assemble Spacer . . . . .	22
8.5 3.5 mm Terminal Block Connector . . . . .	22
8.6 Board Overview . . . . .	22
<b>9 References</b>	<b>22</b>
<b>10 Revision History</b>	<b>24</b>
<b>Company Information</b>	<b>25</b>

## 1 Introduction

The BE-IIS HAT++ 10BASE-T1S Industrial HAT is a Raspberry Pi HAT+ compliant interface board for 10BASE-T1S communication in industrial and laboratory environments.

The board integrates a LAN8651 10BASE-T1S MAC-PHY [1], enabling Ethernet communication over a single twisted pair in multidrop topologies. The MDI is galvanically isolated from the logic domain, ensuring robust operation in electrically noisy environments.

10BASE-T1S enables deterministic multi-node communication on a shared medium using **PLCA (Physical Layer Collision Avoidance)** in combination with **CSMA/CD**. This allows efficient and predictable data exchange in networks with multiple active nodes.

The design is fully aligned with the **HAT++ ecosystem**, enabling **stackable operation** of multiple interface boards on a single Raspberry Pi. The HAT++ concept ensures **conflict-free resource allocation** and allows flexible combinations of different communication interfaces within one system.

The HAT++ ecosystem includes a growing portfolio of industrial interface modules such as **10BASE-T1L, Ethernet (SPI-based), CAN/CAN-FD, Modbus/RS-485**, and additional communication and measurement interfaces.

The HAT is compatible with a wide range of Raspberry Pi platforms, including **Raspberry Pi 2, 3, 4, and 5**, as well as **Raspberry Pi Zero and Zero 2 W**.

All required software components, including drivers and system configuration, are provided through the **BE-IIS installer**, enabling a simple and reproducible setup process.

In line with the BE-IIS design philosophy of transparency, **schematics, PCB layout data, and 3D models** are available, allowing full insight into the design and enabling users to build upon it.

Optionally, an add-on HAT is available to provide **Power over Single Pair Ethernet (PoSPE)**.

The HAT supports multidrop 10BASE-T1S operation and can be used for evaluation, prototyping, industrial network testing, and educational purposes.

## 2 Design Resources

All design files and software resources are publicly available.

HTML

### Product Page

[https://www.be-iis.eu/products/BE-IIS-HPP-T1S\\_B/](https://www.be-iis.eu/products/BE-IIS-HPP-T1S_B/)

PDF

### Datasheet (PDF)

[https://www.be-iis.eu/products/BE-IIS-HPP-T1S\\_B/datasheet.pdf](https://www.be-iis.eu/products/BE-IIS-HPP-T1S_B/datasheet.pdf)

PDF

### Schematic (PDF)

[https://www.be-iis.eu/products/BE-IIS-HPP-T1S\\_B/schematic.pdf](https://www.be-iis.eu/products/BE-IIS-HPP-T1S_B/schematic.pdf)

HTML

### Layout & BOM (Interactive)

[https://www.be-iis.eu/products/BE-IIS-HPP-T1S\\_B/ibom.html](https://www.be-iis.eu/products/BE-IIS-HPP-T1S_B/ibom.html)

STL

### 3D Model (STEP/STL)

[https://www.be-iis.eu/products/BE-IIS-HPP-T1S\\_B/model.zip](https://www.be-iis.eu/products/BE-IIS-HPP-T1S_B/model.zip)

GIT

### GitHub Repository

<https://github.com/be-iis/be-iis-installer>

GIT

### Installer Script

<https://github.com/be-iis/be-iis-installer/blob/main/scripts/install/install-all.sh>

## 3 Hardware Configuration

### 3.1 Main Features

The BE-IIS-HAT++T1S enables 10BASE-T1S communication on Raspberry Pi platforms. It allows a standard Raspberry Pi platform (e.g. Raspberry Pi Zero or Raspberry Pi 3/4/5, excluding Compute Module variants) to operate as a 10BASE-T1S node. Communication between the Raspberry Pi and the onboard MAC-PHY is implemented via the SPI interface with an interrupt line for event handling.




Figure 1: BE-IIS 10BASE-T1S top view with annotations

#### MAC-PHY

- Supplier: Microchip
- LAN8651 10BASE-T1S MAC-PHY
- Crystal 25MHz

#### SPI Interface

- SPI0.0, SPI0.1, and SPI0.2 supported
- Persistent selection via push button

#### Isolation

- Galvanically separated MDI
- Implemented by capacitive coupling

#### Power over Dateline

- Combination with a PoSPE HAT possible
- Supports currents up to 1 A
- Supports input voltages from 9 V to 33 V
- Includes an integrated 5 V main supply

#### Protocol Support

- 10BASE-T1S according to IEEE 802.3cg
- CSMA operation support
- PLCA operation support

#### Bus Topology

- Multidrop single-pair Ethernet architecture
- Up to 8 nodes compliant with IEEE 802.3cg
- Higher node counts depending on system design

#### Node Configuration

- Configuration via `ethtool`
- Leader node support
- Follower node support

### 3.2 Block Diagram

The block diagram shown in Figure 2 is simplified. It illustrates the main functional blocks, power domains, isolation barriers, and the principal data paths of the system.

The interrupt signal routing is not shown. It is configured using the same scheme as the chip-select (CS) routing. Reset and auxiliary control signals are omitted for clarity.




Figure 2: Simplified block diagram

### 3.3 Hardware Components

The selected hardware components and their interconnection are optimized to ensure reliable **10BASE-T1S Ethernet communication at 10 Mbit/s in multidrop network topologies**. The design includes **galvanic isolation** of the MDI interface and is fully aligned with the **HAT++ ecosystem**, enabling modular integration and conflict-free operation in stacked configurations.

The SPI interface of the Raspberry Pi is directly connected to the LAN8651 MACPHY. Chip-select

(CS) and interrupt routing are managed by the HAT++ control logic (see section 3.3.2) and follow a unified resource allocation scheme across all HAT++ modules (see section 4).

For further details on the MACPHY, refer to the supplier documentation (see 1).

The board provides two connectors (see section 3.5), which are connected in parallel to support the multidrop capability of 10BASE-T1S networks.

On-board bus termination is implemented and can be enabled via jumper.

Alternatively, the termination header serves as an interface to the BE-IIS PoSPE board, enabling power distribution over the data line (Power over SPE) (see ??).

### 3.3.1 LAN8651 10BaseT1L MACPHY

The **LAN8651** by *Microchip Technology* [1] is a stand-alone **10BASE-T1S Ethernet MAC-PHY** with an SPI interface, designed to add multidrop Ethernet connectivity to systems without native Ethernet support.

It supports **10BASE-T1S** communication according to IEEE 802.3cg, enabling data rates of **10 Mbit/s** over single-pair cabling in shared multidrop network topologies. Communication with the host is performed via a high-speed **SPI interface**, while the integrated PHY provides direct connection to the Ethernet medium via the MDI.

The device integrates essential networking functions including **frame buffering, filtering**, and support for **PLCA (Physical Layer Collision Avoidance)**, enabling efficient and deterministic communication between multiple nodes on a shared medium while offloading processing tasks from the host CPU.

In Linux-based systems, the LAN8651 is supported by dedicated drivers and integrates into the standard **network stack**, appearing as a conventional Ethernet interface (e.g. `eth0`). For further details, refer to the supplier's product documentation (see 1).

### 3.3.2 HAT++ Control Logic

The control logic manages HAT+, HAT++, and application-specific functionality. A **Texas Instruments microcontroller** is used to implement the control logic. On the **I<sup>2</sup>C0 bus**, it behaves like an **AT28-compatible EEPROM**, thereby enabling the **HAT++ functionality** while maintaining compatibility with the standard HAT+ detection mechanism.

**Tri-state buffers** are used to switch the control paths and to selectively connect the required control electronics depending on the active operating mode.

#### Functions:

- HAT+ detection (EEPROM interface)
- HAT++ Instance ID detection
- LED control for status and mode indication
- Instance mode selection via push button
- Board resource management based on the selected Instance ID

#### Board Resource Management:

- Control of I<sup>2</sup>C addresses for I<sup>2</sup>C-based HATs
- Selection of SPI chip select (CS) for SPI-based HATs

- IRQ routing and handling
- Enable I<sup>2</sup>C pull-ups in Instance ID I
- HAT-specific control functions

For details on the HAT++ system, see section 4.

### 3.4 Isolation

Galvanic isolation is implemented between the field-side interface and the Raspberry Pi domain.

The interface and the Raspberry Pi are galvanically isolated. The isolation barrier provides a minimum clearance distance of  $\geq 5$  mm. In areas where this spacing cannot be maintained, isolation slots are implemented to ensure a creepage distance of at least **5 mm**.

All components bridging the isolation barrier are specifically designed and specified for isolation applications. A detailed list of these components is provided in 1.

The isolation implemented on the board provides **functional galvanic isolation**. The boards are delivered without labeling or certified testing and must therefore be considered as providing **functional insulation only**.

Higher isolation ratings can be achieved by using an alternative BOM, application-specific validation, testing, labeling, and certification. This can be provided upon request (see 6.3).

RefDes	Supplier	MPN	Description
C4023, C4026, C4019	Various	Various	MLCC, 450 V, X7R

Table 1: Isolation Components



Figure 3: Isolation Barrier

### 3.5 Connectors

The connector J4000 provides the physical MDI bus interface.

An optional second connector position (J4001) is available on the same bus and is connected in parallel to J4000. This allows optimized multi-drop configurations if required.

By default, only J4000 is populated.





For single-board operation, a screw terminal connector is recommended, as it provides a robust and self-contained wiring solution.

In stacked configurations or when combining the board with the BE-IIS PoSPE module (see Section 2), access to the screw terminals may be restricted. For this use case, a pluggable PCB header can be used instead. This allows external wiring and simplifies installation after assembly.

Each connector position provides two alternative placement options.

For standalone PCB operation, the position fully located on the PCB is recommended, as it ensures maximum mechanical stability and full solder pad coverage.

An alternative offset mounting position is provided to support integration into enclosures and to enable overlapping connector arrangements in confined mechanical environments.

**Description:**

3-pin 3.5 mm rising cage screw terminal block  
Optimized for One-HAT-Operation

**Option1:**

**Phoenix Contact** PT 1,5/3-3,5-H

**Order Code:** 1984620 [3]

**Option2:**

**Wuerth Elektronik** WR-TBL 300VAC 10A 3P

**Order Code:** 691214110003 [4]

**Note:** or equivalent component with compatible mechanical and electrical specifications

**Pinning:** 1: SHIELD (optional, cable shield) 2: SPE 3: SPE

**Description:**

3-pin 3.5mm PCB header and connector  
Optimized for Stacked-HAT-Operation

**Option1:**

**PCB Header:** Phoenix Contact - MC 1,5/3-G-3,5 [5]

**PCB Connector:** Phoenix Contact - MC 1,5/3-ST-3,5 [6]

**Order Code:** 1844223(Header),  
1840379(Connector)

**Option2:**

**PCB Header:** Wurth Electronic - WR-TBL 300VAC 12A 3P [7]

**PCB Connector:** Wurth Electronic - WR-TBL 300VAC 10.5Am Vertical 26-16AWG [8]

**Order Code:** 691305140003(Header),  
691361100003 (Connector)

**Pinning:** 1: SHIELD (optional, cable shield) 2: SPE 3: SPE

**Note:** This connector is included in the delivery

### 3.6 Jumper and Configuration

Jumper JP4001 configures the bus termination for 10BASE-T1S operation.

For proper 10BASE-T1S multidrop operation, termination shall only be enabled at the two physical end nodes of the bus segment.

**End nodes:** Jumper installed (termination enabled)

**Intermediate nodes:** Jumper not installed (termination disabled)

In **point-to-point operation**, both connected devices are considered end nodes. Therefore, termination shall be enabled on both nodes.

Figure 4 shows the jumper configuration.

Pin	Signal	Pin	Signal
1	Shield	2	Shield
3	Termination	4	SPE1
5	Termination	6	SPE2
7	Shield	8	Shield

Table 2: JP4001 pin assignment




Figure 4: JP4001 termination jumper configuration with termination enabled




Figure 5: JP4001 termination jumper configuration with termination disabled

### 3.7 Indicators (LEDs)

In addition to the LED status bar on the side, which indicates the selected instance mode, there is one additional LED on the HAT.

- **SPI ACT:** Indicates SPI communication with the MAC-PHY

### 3.8 Signal Polarity and Wiring Orientation

The two signal wires of the 10BASE-T1S interface are not polarity-sensitive. Either wire may be connected to either signal terminal.

Both wiring orientations are valid and supported by the interface.

This applies to normal data communication as well as to operation with power over the data line

### 3.9 Power over Dataline / Power over SPE

The board can be combined with the BE-IIS-HAT-PoSPE module to enable power transmission over the SPE data line.

The interface between both boards is realized via the termination header. When using the PoSPE board, the on-board termination must be removed and placed on the BE-IIS-HAT-PoSPE module.

**Important:** If other powered SPE interfaces are present on the same network, enabling termination on multiple nodes may lead to malfunction and is not permitted.

For further details, see ??.

## 4 HAT++

HAT++ is designed to enable conflict-free stacking of multiple HATs while keeping hardware and software integration simple.

The concept is based on transparency rather than a black-box design. All hardware resources, configurations, and software components are openly accessible following the BE-IIS transparency principles.

HAT++ is not limited to multi-board systems. The same concept can also be used with a single HAT, providing a consistent and scalable approach from simple setups to complex systems.

### 4.1 HAT++ Compatibility Concept

The board is designed according to the BE-IIS HAT++ design principles.

HAT++ is fully backward compatible with:

- Raspberry Pi HAT+
- Standard Raspberry Pi HAT

The HAT can be operated in three different modes:

- **HAT (manual)** – full manual configuration
- **HAT+ (autodetect)** – automatic detection via EEPROM
- **HAT++ (autodetect + stackable)** – extended functionality, support for stacking multiple HATs

### 4.2 Instance ID

Each BE-IIS HAT++ provides multiple **Instance ID**.

An **Instance ID** defines how the HAT is connected to the Raspberry Pi in terms of hardware resources, including:

- Chip-Select (SPI)
- Interfaces
- Interrupt signals
- I<sup>2</sup>C target address

Each **Instance ID** represents a unique hardware configuration, allowing multiple HATs to operate in parallel without resource conflicts.

#### Selection:

- The active **Instance ID** is selected using the on-board push button
- The selected mode is indicated by LEDs on the right side of the PCB
- The selected mode is stored permanently 2s after being set
- The selected mode becomes active after a power cycle

#### Purpose:

- Enables conflict-free stacking of multiple HATs
- Allows flexible system configuration
- Provides deterministic hardware resource mapping




Figure 6: Instance ID indication on the PCB

**Instance ID HW resources:**

This board uses the following interfaces, either exclusively or shared with other HATs in the system:

Instance Mode	Signal	Pinname
I	CSN0	GP8
I	IRQ0	GP6
II	CSN1	GP7
II	IRQ1	GP5
III	CSN2	GP16
III	IRQ2	GP12

Table 3: Exclusive HW resources

Instance Mode	Signal	Pin
I & II & III	SCLK	GP11
I & II & III	MISO	GP9
I & II & III	MOSI	GP10
I & II & III & IV & V	RESET	GP13
I & II & III & IV & V	SCL0	GP1
I & II & III & IV & V	SDA0	GP0

Table 4: Shared HW resources




Figure 7: HAT Instance ID HW resources

**4.3 Standalone and Stacked Operation**

The board is designed to operate as part of the **HAT++ ecosystem**, enabling seamless combination with other HAT++ boards in a stacked configuration.

However, it can also be used as a standalone board, fully compatible with standard **Raspberry Pi HAT / HAT+** usage.

The following section provides a comparison of both operation modes.

Manual	Auto-detect (HAT++)
<p><b>Configuration:</b></p> <ul style="list-style-type: none"> <li>• At least one HAT must be configured to <b>Instance ID I</b> to provide the required <b>I<sup>2</sup>C pull-up resistors</b> in accordance with the <b>Raspberry Pi HAT specification</b></li> <li>• The BE-IIS installer is not used, or</li> <li>• BE-IIS overlays are removed from <code>/boot/firmware/BE-IIS*</code> if the installer has been used previously</li> <li>• If the <b>HAT+ auto-detection mechanism</b> is used, the overlay name must match <code>BE-IIS-HPP-T1S-I</code> and the Instance ID must be <code>I</code></li> <li>• Otherwise, a custom overlay must be provided and applied manually (e.g., via <code>config.txt</code> or <code>systemd</code>)</li> </ul>	<p><b>Configuration:</b></p> <ul style="list-style-type: none"> <li>• At least one HAT must be configured to <b>Instance ID I</b> to provide the required <b>I<sup>2</sup>C pull-up resistors</b> according to the <b>Raspberry Pi HAT specification</b> and to enable the <b>auto-detection mechanism</b></li> <li>• Each HAT must use a unique <b>Instance ID</b></li> </ul>
<p><b>Software:</b></p> <ul style="list-style-type: none"> <li>• Device Tree overlays must be created and applied manually</li> <li>• Kernel modules must be built and installed manually</li> <li>• Practical examples and references can be found at [2]</li> </ul>	<p><b>Software:</b></p> <ul style="list-style-type: none"> <li>• Run the BE-IIS installer from GitHub [2]</li> <li>• Automatic overlay deployment and driver setup</li> <li>• All devices are enumerated and available after boot</li> </ul>
<p><b>Stacking:</b></p> <ul style="list-style-type: none"> <li>• Up to 5 HAT++ boards can be stacked</li> <li>• Each HAT must use a unique <b>Instance ID</b></li> <li>• Alternatively, a custom <b>resource management</b> scheme can be implemented</li> </ul>	<p><b>Stacking:</b></p> <ul style="list-style-type: none"> <li>• Up to 5 HAT++ boards can be stacked</li> <li>• Each HAT must use a different <b>Instance ID</b></li> <li>• <b>Instance ID I</b> must be used at least once</li> </ul>
<p><b>Result:</b></p> <ul style="list-style-type: none"> <li>• Full system control</li> <li>• Maximum flexibility</li> <li>• Highest integration effort</li> </ul>	<p><b>Result:</b></p> <ul style="list-style-type: none"> <li>• Automatic system integration</li> <li>• Scalable from single to multi-board setups</li> <li>• Minimal integration effort</li> </ul>

## 5 Software and System Configuration

The BE-IIS-HAT++ system provides a unified platform for fast system integration.

- Predefined drivers and kernel modules
- Support for prebuilt modules and custom kernel builds
- Ready-to-use build and configuration scripts
- Centralized software repository [TODO]
- Typical setup time below a few minutes

After installation, the system can be used without further software modification.

### 5.1 System Support

The hardware is designed for use with Raspberry Pi platforms running a standard Raspberry Pi OS. All listed configurations have been validated or are expected to operate reliably with mainline Linux drivers.

- Supported Raspberry Pi platforms:
  - Raspberry Pi 2
  - Raspberry Pi 3B, 3B+, 3A+
  - Raspberry Pi 4B
  - Raspberry Pi 5
  - Raspberry Pi Zero, Zero W, Zero 2 W
- Supported Linux kernel versions:
  - $\geq$  **6.12**
  - Older kernel versions may work but are not officially supported
- Supported operating systems:
  - Raspberry Pi OS (32-bit and 64-bit)
  - Raspberry Pi OS Full and Lite
- Other Linux distributions:
  - Debian, Ubuntu, and other Linux distributions may work
  - Not tested or officially supported at this time

### 5.2 Driver & Integration

A standard Raspberry Pi OS installation is used as the base system. The provided installer configures all required components automatically, including kernel modules, Device Tree overlays, and systemd services.

- Prepare a Raspberry Pi hardware platform and operating system from the System Support list
- Run the provided Git-based installer
- Reboot the system to apply all configurations
- System supports the full BE-IIS-HAT++ portfolio

```
# install git
$ sudo apt install -y git

# clone installer
$ git clone https://github.com/be-iis/be-iis-installer.git

# enter directory
$ cd be-iis-installer

# run installer
$ ./scripts/install/install-all.sh
```

**Drop-in CMD**

```
sudo apt install -y git && cd /Downloads && git clone https://github.com/be-iis/be-iis-installer.git && cd be-iis-installer && ./scripts/install/install-all.sh
```

After running the installer, a summary is printed to indicate the installation status and applied system changes.

*Example output (shortened):*

```
[INFO] Installation complete.
[INFO] Total scripts : 6
[INFO] Successful      : 6
[INFO] Failed         : 0

[INFO] Changes active after reboot:
[INFO] - systemd service
[INFO] - udev rules
[INFO] - module autoload / runtime setup
Press ENTER to reboot now or CTRL+C to cancel...
```

**5.3 Hardware–Software Interaction**

The Instance ID can be changed during normal operation using the on-board control interface. The selected Instance ID is stored persistently after a short delay.

- Instance ID can be changed during runtime
- The selected Instance ID is stored persistently after approximately 2 seconds
- After changing the Instance ID, the interface becomes temporarily unavailable
- A system reboot restores full functionality with the updated configuration
- Instance ID **0** must be present at least once in the system
- In stacked configurations, each board must use a unique Instance ID

**5.4 System Inspection**

The system status and integration process can be inspected using standard Linux tools. All BE-IIS related services provide detailed runtime information via the system journal.

- View system integration logs:

```
# show BE-IIS system integration log
$ journalctl -b | grep BE-IIS
```

*Example output (shortened):*

```
BE-IIS Instance I    (0-0050): HAT detected -> BE-IIS-HPP-T1S-I
BE-IIS Instance II   (0-0060): HAT detected -> BE-IIS-HPP-CAN-SIC-II
BE-IIS Instance III  (0-0070): HAT detected -> BE-IIS-HPP-LAN-III
BE-IIS Instance IV   (0-0074): HAT detected -> BE-IIS-HPP-UART-II
BE-IIS Instance V    (0-0076): HAT detected -> BE-IIS-HPP-MODBUS-III
BE-IIS HAT++ system integration complete.
```

**Drop-in CMD**

```
journalctl -b | grep BE-IIS
```

## 5.5 Interface Naming

All interfaces are assigned deterministic and persistent names using udev rules. This ensures stable device identification across reboots and different hardware configurations.

- Network interfaces are named based on function and instance index
- UART interfaces are exposed via symbolic links
- Naming is independent of kernel enumeration order
- udev rules location: `/etc/udev/rules.d/70-beiis-names.rules`

*Example:*

```
beiis-t1s0    # 10BASE-T1S interface
beiis-t1l0    # 10BASE-T1L interface
beiis-lan0    # Ethernet interface
beiis-can0    # CAN interface
beiis-uart0a  # UART and MODBUS channel A
beiis-uart0b  # UART and MODBUS channel B
```

```
$ cat /etc/udev/rules.d/70-beiis-names.rules
```

### Drop-in CMD

```
cat /etc/udev/rules.d/70-beiis-names.rules
```

## 6 Electrical Specifications

### 6.1 Supply Voltage

Parameter	Min	Typ	Max
3.3 V Input [V]	3.135	3.3	3.65
5 V Input [V]	4.5	5	5.5

Table 5: Voltage supply

### 6.2 Power Consumption

Parameter	Typ	Unit
Current @ 3.3 V	9	mA
Current @ 5 V	35	mA

Table 6: Power consumption

### 6.3 EMC and Environmental Compliance (Preliminary)

#### 6.4 Conditions

Condition	Min	Max
Operating Temperature [°C]	-40	+85
Storage Temperature [°C]	-40	+105
Relative humidity [%]	5	95

Table 7: Operating conditions

#### 6.5 Usage

Condition	Parameter
Usage	indoor
Pollution degree	2
Operating altitude	up to 2000m

Table 8: Operating usage

### 6.6 EMC and Environmental Compliance (Preliminary)

The standard version of the board is provided without formal EMC or safety certification. The hardware design is developed with consideration of commonly applied IEC standards, including:

- **ESD immunity:** IEC 61000-4-2
- **Electrical fast transient (EFT/Burst):** IEC 61000-4-4
- **Surge immunity:** IEC 61000-4-5
- **Conducted RF immunity:** IEC 61000-4-6
- **Radiated RF immunity:** IEC 61000-4-3
- **EMC immunity (industrial):** IEC 61000-6-2
- **EMC emission (industrial):** IEC 61000-6-4
- **Safety / isolation reference:** IEC 62368-1

These standards are not verified for the standard product variant.

Compliance with specific standards, test levels, or safety requirements is not guaranteed unless explicitly specified.

If defined EMC or isolation requirements are provided, application-specific validation, testing, and certification can be supported. Upon request, product variants with validated performance, including labeling, certification, and test reports (e.g. Hi-Pot testing), can be delivered.

## 7 Delivery

The product is delivered as a partially assembled kit intended for final user assembly. Mechanical accessories and connector components required for standard evaluation and stacked operation are included.

Order Code	BE-IIS-HPP-T1S
Condition	Assembly kit
Status	Partially assembled
Included Items	1× BE-IIS-HPP-T1S-PCBA-FT 4× M2.5x16 mm spacers 1× 2x20 pin stackable header 2x Jumper 1x PCB Header (see 3.5) 1x PCB Connector (see 3.5)
REACH & RoHS	Compliant with EU Directive 2011/65/EU and REACH Regulation (EC) No 1907/2006



Figure 8: Delivery condition

## 8 Mechanical

### 8.1 Board Format

- Form factor: Raspberry Pi HAT+
- Mechanical dimensions: Raspberry Pi HAT compatible [12]
- Mounting hole pattern: Raspberry Pi HAT compatible [12]
- Stacksize: 16mm

### 8.2 3D Data

- Available on the BE-IIS product page [10]

section Assembly

This product is delivered as a kit and requires basic soldering and mechanical assembly.

### 8.3 Assemble 2x20-Pin Main Connector

The 2x20-pin connector provides the interface to the Raspberry Pi. For proper HAT functionality, the connector must be assembled carefully.

A stackable 2x20-pin header is included in the delivery and is recommended for most applications, especially when using the BE-IIS HAT++ stacking system.

The header must be inserted between the Raspberry Pi and the HAT: the header is first mounted onto the Raspberry Pi, and the HAT is then plugged onto the header.




Figure 9: Assembly of the 2x20-pin stackable header between Raspberry Pi and HAT

## 8.4 Assemble Spacer

To ensure mechanical stability and correct stacking height, spacers must be installed.

- Recommended spacer height: see Section 8.1
- Fix the PCB using appropriate screws and spacers
- Ensure stable mechanical mounting to avoid stress on the connector

The spacers define the stacking distance and provide mechanical fixation of the HAT.

## 8.5 3.5 mm Terminal Block Connector

A suitable screw terminal block is typically included in the delivery. Alternatively, a compatible PCB header (plug or socket variant) may be used, depending on the application. Refer to the corresponding product section for supported connector types.

### Assembly instructions:

- Ensure correct orientation before soldering: the cable entry openings must face outwards from the PCB edge
- Insert the connector fully into the PCB to ensure proper mechanical alignment
- Solder all pins carefully with sufficient wetting

### Important notes:


- Avoid direct contact between the soldering iron and the plastic housing of the connector, as this may cause visible damage or deformation
- Ensure clean solder joints without excessive solder to maintain proper mechanical fit

Correct assembly ensures reliable electrical contact and proper usability of the terminal interface.

## 8.6 Board Overview

## 9 References


1. Microchip LAN8651 product page
2. BE-IIS Installer (Software and Setup Tools)
3. PhoenixContact PT 1,5/ 3-3,5-H - PCB terminal block
4. Würth Electronic - WR-TBL Series 2141 - 3.50 mm Horiz. Entry Modular
5. PhoenixContact - MC 1,5/ 3-G-3,5 - PCB header
6. PhoenixContact - MC 1,5/ 3-ST-3,5 - PCB connector
7. Würth Electronic - WR-TBL 300VAC 12A 3P - PCB header
8. Würth Electronic - WR-TBL 300VAC 10.5Am Vertical 26-16AWG
9. Raspberry Pi HAT+ Specification
10. Schematic, PCB-Viewer, BOM, 3D-Model
11. Power over Dataline extension board
12. Raspberry Pi HAT+ Specification




Top view



Front view



Bottom view



Side view

Figure 10: BE-IIS-HPP-T1S – mechanical overview

## 10 Revision History

Revision	Date	Description
A.00	2026-02-12	Initial draft
B.00	2026-05-05	First version of B

---

## Company Information

### Manufacturer

BE-IIS welcomes technical feedback, suggestions and improvement ideas. Business inquiries, cooperation requests and distribution opportunities are welcome.

Name	Philipp Brechel
Company	Brechel Electronic
Business	Industrial Interface Systems
Address	Hindenburgstraße 100/1 73207 Plochingen, Germany

### Contact

Email	<a href="mailto:contact@be-iis.eu">contact@be-iis.eu</a>
Web	<a href="http://www.be-iis.eu">www.be-iis.eu</a>
GitHub	<a href="https://github.com/be-iis">github.com/be-iis</a>
LinkedIn	<a href="https://www.linkedin.com/in/philipp-brechel">linkedin.com/in/philipp-brechel</a>
Languages	German and English